# Low-Power & Low-Voltage Analog Integrated Circuits

Carlos Galup-Montoro, Márcio Cherem Schneider

http://www.eel.ufsc.br/~lci/

#### **Universidade Federal de Santa Catarina**





# Acknowledgments

#### Ana Isabela A. Cunha

#### **Universidade Federal da Bahia**





# Contents

- 1. Why low-power & low-voltage
- 2. Fundamental limitations in analog integrated circuits
- **3.** Components of the CMOS technology
- 4. MOSFET modeling
- 5. The basic gain stage
- 6. The current mirror
- 7. A self-biased current source

EMICROPB

# Contents

- 1. Why low-power & low-voltage
- 2. Fundamental limitations in analog integrated circuits
- **3.** Components of the CMOS technology
- 4. MOSFET modeling
- 5. The basic gain stage
- 6. The current mirror
- 7. A self-biased current source

Bardeen and Brattain's point-contact semiconductor amplifier.



#### The invention of the transistor (1947)



Source: Wikipedia

EMICROPB



Source: Wikipedia

The invention of the integrated circuit (1958-1959)



Source: R. Jaeger, Microelectronic Circuit Design, McGraw-Hill, 1997

Jack Kilby (Texas Instruments) – 1958 Robert Noyce (Fairchild Semiconductor) - 1959

EMICROPB

#### Transistors (3)



#### The first commercial IC: 3-input NOR gate – RTL Fairchild (1961)

#### **Connection metal**

Resistors (4)

#### ~ 1 mm



# Moore's law

# The number of transistors on integrated circuits doubles every two years

**EMICROPB** 



Source: Intel

**EMICROPB** 



Source: Intel

LP-LV Analog ICs

EMICROPB



#### EMICROPB

LP-LV Analog ICs

Source: Intel

11

#### The early electronic computers



ENIAC (1946)

17.468 vacuum tubes 7.200 diodes 1.500 relays 70.000 resistors 10.000 capacitors Weight: 27 ton Dimensions: 2.6 m $\times$ 0.9 m $\times$ 26 m (60 m<sup>3</sup>) Power: 150 kW

Source: Wikipedia

EMICROPB

Historically demanding applications of LP microelectronics (long-life autonomous portable equipment): wrist watches, hearing aids, implantable cardiac pacemakers, pocket calculators, pagers. Until the early 90's, power was not an issue

for most of the ICs.





SIEMENS-ELEMA

The first implantable pacemaker



Artificial pacemaker with electrode for transvenous insertion.

Source: Wikipedia



EMICROPB

Cost of large data centers solely determined by power bill ...



#### Google Data Center, The Dalles, Oregon

400 Millions of Personal Computers
worldwide (Year 2000)

 Assumed to consume 0.16 Tera (10<sup>12</sup>)
 kWh per year
 Equivalent to 26 nuclear power plants

 Over 1 Giga kWh per year just for cooling

 Including manufacturing electricity
 [Ref: Bar-Cohen et al., 2000]



#### NY Times, June 06

Source: Rabaey

EMICROPB





Fig. 1. Proposed system block diagram.

X. Chen et al, IEEE Trans. Biomedical Circ. And Syst., vol. 3, no. 1, Feb 2009



EMICROPB

# 1.Why low-power & low-voltage

J. Rabaey, Low Power Design Essentials, Springer, 2009.

C. Piguet (ed.), Low-Power Electronics Design, CRC Press, 2005

J. D. Meindl, "Low Power Microelectronics: Retrospect and Prospect," *Proc. of the IEEE*, vol.83, no.4, pp. 619-635, Apr. 1995.

J. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits – A Design Perspective, Prentice-Hall, 2003.

# Contents

- 1. Why low-power & low-voltage
- 2. Fundamental limitations in analog integrated circuits
- **3.** Components of the CMOS technology
- 4. MOSFET modeling
- 5. The basic gain stage
- 6. The current mirror
- 7. A self-biased current source

### 2.1 Design specifications

#### **Digital Design:**

Time Delay or Frequency, Power, Energy/operation, Reliability, Rob ustness, Cost

**Analog Design:** 

Noise, Linearity, Bandwidth (Frequency), Power, Supply Voltage, Gain, Accuracy, Robustness, Cost

#### **Thermal noise:**

Energy equipartition principle: In thermal equilibrium the mean thermal energy per degree of freedom is (1/2)kT, where k is the Boltzmann constant and T is the absolute temperature.



#### **Thermal noise :**



Norton and Thevenin equivalent circuits of a real (noisy) resistor



#### Source: Motchenbacher

kT/C noise



As stated by thermodynamics (energy equipartition principle).



EMICROPB

#### Power vs. signal-to-noise ratio



Output noise voltage

**Output signal voltage** 

Power delivered by the supplies is

**From (i) – (iii):** 

$$\overline{v_{o,n}^2} = \gamma \frac{kT}{C} \frac{g_m}{g_o} \quad \text{(i)}$$

$$\overline{v_{o,s}^2} = \frac{V_p^2}{2} \quad \text{(ii)} \quad v_o = V_p \sin \theta$$

$$v_o = V_P \sin \omega t$$

$$P = \frac{V_B V_P}{\pi} g_o \qquad \text{(iii)}$$

$$=\frac{v_B v_P}{\pi}g_o$$
 (iii)

$$P = 4\gamma \frac{V_B}{V_P} \frac{g_m}{g_o} (kT \cdot \Delta f \cdot S / N)$$

with 
$$\Delta f = \frac{g_o}{2\pi C}$$

Distortion – The output signal is limited by the maximum acceptable nonlinearity. In the previous case,  $V_P/V_B < 0.5$ 

Dynamic range: Usually defined as the (S/N)<sub>max</sub>, with the maximum signal defined as that for which the distortion is acceptable.

#### **2.3 Parasitic capacitors**

Power consumption increases due to parasitic capacitors:

 More transconductance (and current) is needed for keeping the speed;

 Phase shift introduced by parasitic capacitances may require compensation capacitance (and more current to reach the gain-bandwidth product)

#### 2.4 Mismatch & 1/f Noise

Both mismatch and 1/f noise are ~ proportional to the inverse of the gate area.

If both mismatch (to improve dc accuracy) and 1/f noise (to improve S/N ratio) are reduced through an area increase, parasitic capacitances also increase, giving rise to increased current consumption to reach the required speed.

& Charge Injection for switched-capacitor circuits

#### 2. Fundamental limitations in analog integrated circuits

- E. Sánchez-Sinencio and A. G. Andreou (eds.), *Low-Voltage/ Low Power Integrated Circuits and Systems*, IEEE Press, New York, 1999.
- J. D. Meindl, "Low Power Microelectronics: Retrospect and Prospect," *Proc. of the IEEE*, vol.83, no.4, pp. 619-635, Apr. 1995.
- SSCS News, Summer 2008, vol. 13, no. 3 (Issue on the work and impact of *Prof. Eric Vittoz*).
- C. Toumazou, G. Moschytz, and B. Gilbert (eds.), *Trade-offs in Analog Circuit Design The Designer's Companion*, Kluwer, 2002 (see the excellent Chapter 10, by E. A. Vittoz and Y. P. Tsividis).
- R. Cavin and W. Liu, Emerging Technologies Designing Low Power Digital Systems, Tutorial for 1996 ISCAS, (see Chapter 1.2, by C. C. Enz and E. A. Vittoz).

http://www.mead.ch/ (courses on Low-power & Low-voltage)

# Contents

- 1. Why low-power & low-voltage
- 2. Fundamental limitations in analog integrated circuits
- **3.** Components of the CMOS technology
- 4. MOSFET modeling
- 5. The basic gain stage
- 6. The current mirror
- 7. A self-biased current source

## **3.1. Resistors**



$$R = \rho \frac{L}{hW} = \frac{L}{W} \left( \frac{1}{hq\mu n} \right) = \frac{L}{W} R_{SH}$$

$$TCR = (d\rho / \rho) / dT \Big|_{T = T_a}$$
$$VCR = (d\rho / \rho) / dV \Big|_{V = V_{ref}}$$

Resistor type	$R_{SH}\left(\Omega/sq ight)$	TCR (ppm/ºC)	VCR (ppm/V)
n <sup>+</sup> Polysilicon	100	-800	50
p <sup>+</sup> Polysilicon	200	200	50
n <sup>+</sup> / p <sup>+</sup> Polysilicon (silicided)	5		
n <sup>+</sup> Diffusion	50	1500	500
p <sup>+</sup> Diffusion	100	1500	500
n-Well	1000	2500	10000

**3.1. Resistors** 



Single- $\pi$  and double- $\pi$  equivalent circuits for a polysilicon resistor

EMICROPB

### **3.1. Resistors**

The MOSFET as a voltage-controlled resistor  $R=R(V_G)$ 



# **3.2.** Capacitors



Integrated parallel plate capacitor (a) Simplified structure; (b) equivalent circuit.

Warning: The integrated capacitor is an RC line

EMICROPB

# **3.2.** Capacitors



(a) Poly-semiconductor and (b) poly-poly capacitors

**EMICROPB** 

**3.2.** Capacitors



Gate capacitors in a p-well CMOS technology
# **3.2.** Capacitors



Capacitor in n-well CMOS technology and its corresponding gate capacitance for  $V_{BS}=0$ .

LP-LV Analog ICs

EMICROPB

# **3.3. Inductors**

Either bond wires or planar spirals

(a) Cross section, (b) top view and (c) lumped model of a planar spiral inductor





EMICROPB

# **3.4. Bipolar Transistors**



CMOS-compatible bipolar transistors

P. R. Gray, P. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th. Edn., Wiley, New York, 2001.
E. A. Vittoz, Micropower Techniques, Chapter 3 in Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, J. E. Franca and Y. Tsividis (eds.), Prentice-Hall, 1994

#### EMICROPB

# **3.4. Bipolar Transistors**



EMICROPB

# Contents

- 1. Why low-power & low-voltage
- 2. Fundamental limitations in analog integrated circuits
- **3.** Components of the CMOS technology
- 4. MOSFET modeling
- 5. The basic gain stage
- 6. The current mirror
- 7. A self-biased current source





 $V_G$ gate-to-bulk voltage

- $C'_{ox}$  oxide capacitance per unit area
  - surface potential
- $Q'_{I}$  inversion charge per unit area
  - bulk charge per unit area

**EMICROPB** 

#### 4.2 MOS capacitor voltage balance



#### **4.3 Operation regimes**

### **Accumulation**



$$V_{GB} < V_{FB}$$
  
 $Q'_{C} > 0$   
 $\phi_s < 0$ 

Holes + accumulate in the P semiconductor surface

EMICROPB

### **4.3 Operation regimes**

### **Depletion**



$$\begin{split} V_{GB} &> V_{FB} \\ Q_C' &< 0 \\ 0 &< \varphi_s &< \varphi_F \end{split}$$

Holes evacuate from the P semiconductor surface and acceptor ion charges become uncovered

 $\phi_F$  = Fermi potential  $\cong \phi_t . ln(N_A/n_i)$   $N_A$  = acceptor concentration  $n_i$  = intrinsic concentration  $\phi_t$  = thermal voltage = KT/q

EMICROPB



EMICROPB

#### 4.4 MOS capacitor small-signal equivalent circuit



#### 4.5 The linearization surface potential

Determination of 
$$\phi_{sa} = \phi_s |_{\mathcal{Q}'_I = 0}$$
  
 $V_G \uparrow$   
 $Q'_I = 0$   
 $Q'_I =$ 

EMICROPB

#### **4.6 The three-terminal MOS structure**



Carrier concentrations in Si substrate follow Boltzmann's law:

- $n, p \propto exp(-Energy/kT)$
- $n = n_o exp[(\phi V_C)/\phi_t]$
- $n_o = n_i^2 / N_A$

#### 4.6 Small-signal equivalent capacitive circuit



$$-\frac{\partial Q'_I}{\partial \phi_s} \bigg|_{V_c}$$
 Inversion capacitance/area

Bulk capacitance/area

Compact MOSFET models are essentially based on how the nonlinear capacitances

$$C_b'$$
 &  $C_i'$ 

are approximated in terms of voltages

 $C'_b =$ 

### 4.7 The pinch-off charge density

The channel charge density corresponding to the effective channel capacitance times the thermal voltage, or thermal charge, defines pinch-off

$$Q'_{IP} = -(C'_{ox} + C'_{b})\phi_{t} = -nC'_{ox}\phi_{t}$$

The name pinch-off is retained herein for historical reasons and means the channel potential corresponding to a small (but well-defined) amount of carriers in the channel.

#### 4.7 The pinch-off voltage $V_P$

The channel-to-substrate voltage ( $V_C$ ) for which the channel charge density equals the pinch-off charge density is called the pinch-off voltage  $V_P$ .

EMICROPB

#### 4.8 The threshold voltage $V_{\tau_0}$

Equilibrium threshold voltage  $V_{T0}$ , for  $V_C=0$ , gate voltage for which  $Q'_I = Q'_{IP} = -nC'_{ox}\phi_t$ (gate voltage for which  $V_P=0$ )

Recalling that

it follows that

$$\begin{cases} V_P \cong \phi_{sa} - 2\phi_F \\ V_G - V_{FB} = \phi_{sa} + \gamma C'_{ox} \sqrt{\phi_{sa} - \phi_t} \end{cases}$$

$$T_{T0} \cong V_{FB} + 2\phi_F + \gamma \sqrt{2\phi_F} \end{cases}$$

EMICROPB

#### Pinch-off voltage and slope factor vs gate voltage



#### 4.9 Unified charge control model (UCCM) - 1



#### 4.9 Unified charge control model (UCCM) - 2

Integrating 
$$dV_C = dQ'_I \left(\frac{1}{nC'_{ox}} - \frac{\phi_t}{Q'_I}\right)$$
 between  $V_C$  and  $V_P$  yields UCCM

$$V_P - V_C = \frac{Q'_{IP} - Q'_I}{nC'_{ox}} + \phi_t \ln\left(\frac{Q'_I}{Q'_{IP}}\right)$$

$$Q'_{IP} = -nC'_{ox}\phi_t$$
$$q'_I = \frac{Q'_I}{-nC'_{ox}\phi_t}$$

Thermal (pinch-off) charge Normalized inversion charge density

Normalized UCCM

$$V_P - V_C = \phi_t (q'_I - 1 + \ln q'_I)$$

EMICROPB

#### **Inversion charge density**









**The drain current - 4** 

$$I_{D} = \frac{\mu W}{L} \left[ \frac{Q_{IS}'^{2} - Q_{ID}'^{2}}{2nC_{ox}'} - \phi_{t} \left( Q_{IS}' - Q_{ID}' \right) \right]$$

Aspect ratio 
$$S = \frac{W}{L}$$

Normalization (specific) current

$$I_{S} = \mu C_{ox}' n \frac{\phi_{t}^{2}}{2} S$$

Sheet normalization (specific) current

$$I_{SH} = \mu C_{ox}' n \frac{\phi_t^2}{2}$$

$$I_D = I_F - I_R = I_S \left[ i_f - i_r \right] = SI_{SH} \left[ i_f - i_r \right]$$

EMICROPB

#### 4.11The unified current control model (UICM)

$$I_{D} = I_{F} - I_{R} = I_{S} \begin{bmatrix} i_{f} - i_{r} \end{bmatrix}$$

$$V_{P} - V_{S(D)} = \phi_{t} \begin{bmatrix} q'_{IS(D)} - 1 + \ln q'_{IS(D)} \end{bmatrix}$$
Normalized
$$UCCM$$

$$q'_{IS(D)} = \frac{Q'_{IS(D)}}{-nC'_{ox}\phi_{t}}$$

$$i_{f(r)} = q'_{IS(D)}^{2} + 2q'_{IS(D)} \Longrightarrow q'_{IS(D)} = \sqrt{1 + i_{f(r)}} - 1$$

$$I_{s} = \mu C'_{ox} n \frac{\phi_{t}^{2}}{2} \frac{W}{L}$$

$$V_{P} - V_{S(D)} = \phi_{t} \begin{bmatrix} \sqrt{1 + i_{f(r)}} - 2 + \ln(\sqrt{1 + i_{f(r)}} - 1) \end{bmatrix}$$
Normalized
$$UCCM$$

$$V_{P} - V_{S(D)} = \phi_{t} \begin{bmatrix} \sqrt{1 + i_{f(r)}} - 2 + \ln(\sqrt{1 + i_{f(r)}} - 1) \end{bmatrix}$$

EMICROPB

1. 
$$I_D = I_D(V_G, V_S, V_D)$$
  
Voltages referenced to local  $V_S$   
substrate:  
 $V_G \rightarrow V_{GB}$   $V_S \rightarrow V_{SB}$   $V_D \rightarrow V_{DB}$   
2. Symmetry  
 $I_D(V_G, V_1, V_2) = -I_D(V_G, V_2, V_1)$   
 $V_1$   
 $V_1$   
 $V_1$   
 $V_1$   
 $V_1$   
 $V_1$   
 $V_2$   
 $V_2$   
 $V_2$   
 $V_2$   
 $V_3$   
 $V_2$   
 $V_3$   
 $V_2$   
 $V_3$   
 $V_2$   
 $V_3$   
 $V_2$   
 $V_3$   
 $V_2$   
 $V_3$   
 $V_1$   
 $V_3$   
 $V_3$   

EMICROPB

### **Normalization**

3. For a long-channel MOSFET

 $I_S$  and  $I_{SH}$  are the normalization (specific) current and the "sheet" normalization current, slightly dependent on bias.

EMICROPB

LP-LV Analog ICs

S

**Forward (** $I_F$ **) and Reverse (** $I_R$ **) currents** Long-channel MOSFET  $I_D = I_F - I_R = I(V_G, V_S) - I(V_G, V_D)$ 



#### **Specific current**

The specific (normalization) current

 $I_{SH}$ : design parameter slightly dependent on  $V_G$ 

 $I_{SH} \approx 25$  nA (p-channel)

 $I_{SH} \approx 75$  nA (n-channel)

in 0.35  $\mu m$  CMOS





**EMICROPB** 

LP-LV Analog ICs

#### **Pinch-off voltage and slope factor**



Pinch-off voltage and slope factor as functions of  $V_G$ . NMOS transistor W=20  $\mu$ m, L=2  $\mu$ m, 0.18  $\mu$ m CMOS technology.

EMICROPB

#### **Experimental results**

The I-V Relationship(UICM)  $V_P - V_s = \phi_t \left[ \sqrt{1 + i_f} - 2 + \ln\left(\sqrt{1 + i_f} - 1\right) \right]$ 





VD

 $I_{D}$ 

Common-source characteristics

EMICROPB

#### **Experimental results**

The I-V Relationship (UICM)

$$V_{P} - V_{S} = \phi_{t} \left[ \sqrt{1 + i_{f}} - 2 + \ln\left(\sqrt{1 + i_{f}} - 1\right) \right]$$



#### 4.12 Weak inversion model

Weak inversion  

$$i_{f(t)} < 1$$
 $V_G - V_{T0}$ 
 $N - V_{S(D)} = \phi_t \left[ \sqrt{1 + i_{f(t)}} - 2 + \ln \left( \sqrt{1 + i_{f(t)}} - 1 \right) \right]$   
 $I_D = I_0 e^{\left( \frac{V_G - V_{T0}}{n} - V_S \right) / \phi_t} \left[ 1 - e^{-V_{DS} / \phi_t} \right]$ 
 $I_0 = \mu_n \frac{W}{L} n C'_{os} \phi_t^2 e^1 = 2I_S e^1$   
 $V_G, V_S = \text{const.}$ 
 $V_S, V_D = \text{const.}$ 
 $V_G, V_D = \frac{100}{I_0}$ 
 $V_D - V_S$ 
 $\phi_t$ 
 $\phi_t$ 
 $V_S - V_S$ 
 $\phi_t$ 
 $\phi_t$ 

### 4.13 Strong inversion model - 1

$$\frac{V_{G} - V_{T0}}{|I_{f(r)}| > > 1} = \phi_{t} \left[ \sqrt{1 + i_{f(r)}} - 2 + \ln \left( \sqrt{1 + i_{f(r)}} - 1 \right) \right]$$

$$\frac{V_{G} - V_{T0}}{n} - V_{S(D)} \approx \phi_{t} \sqrt{i_{f(r)}} = \phi_{t} \sqrt{I_{F(R)}} / I_{S}$$

$$I_{D} = I_{F} - I_{R} \approx \mu_{n} C_{ox}^{\prime} \frac{W}{2nL} \left[ \left( V_{G} - V_{T0} - nV_{S} \right)^{2} - \left( V_{G} - V_{T0} - nV_{D} \right)^{2} \right]$$

Moderate inversion  $1 < i_{f(r)} < 100$ 

Both sqrt(.) and In(.) terms are important

EMICROPB
# 4.13 Strong inversion model - 2



### 4.13 Strong inversion model - 3



### 4.14 Universal output characteristics



# 4.15 Saturation voltage



EMICROPB

$$\Delta I_{D} = g_{mg} \Delta V_{G} - g_{ms} \Delta V_{S} + g_{md} \Delta V_{D} + g_{mb} \Delta V_{B}$$

$$g_{mg} = \frac{\partial I_{D}}{\partial V_{G}}, g_{ms} = -\frac{\partial I_{D}}{\partial V_{S}}, g_{md} = \frac{\partial I_{D}}{\partial V_{D}}, g_{mb} = \frac{\partial I_{D}}{\partial V_{B}}$$

$$g_{mg} - g_{ms} + g_{md} + g_{mb} = 0$$

Calculation of 
$$g_{ms}$$
  $I_D = I_F - I_R = I_S \lfloor i_f - i_r \rfloor$ 

$$g_{ms} = -\frac{\partial \left(I_F - I_R\right)}{\partial V_S} = -\frac{\partial I_F}{\partial V_S} = -I_S \frac{di_f}{dV_S}$$
$$g_{ms} = -\mu \frac{W}{L} Q'_{IS} = \frac{2I_S}{\phi_t} \left(\sqrt{1 + i_f} - 1\right)$$

EMICROPB





In saturation,  $g_{md}$  is determined by short-channel effects





**EMICROPB** 



Source transconductance  $V_G{=}$  0.8, 1.2, 1.6, 2.0, 2.4, 3.0, 3.6, 4.2, and 4.8 V  $(W{=}L{=}25\,\mu m,\,tox{=}280~\text{\AA})$ 

EMICROPB



Gate transconductance  $V_S{=}$  0, 0.5, 1.0,1.5, 2.0, 2.5, and 3.0 V W=L=25  $\mu m,$  tox=280 Å

EMICROPB

#### 4.17 The transconductance-to-current ratio - 1



#### 4.17 The transconductance-to-current ratio - 2



#### 4.17 The transconductance-to-current ratio - 3



# 4.18 The low-frequency small-signal model



# 4.18 Small-signal MOSFET model



### 4.18 Intrinsic capacitances



### 4.19 Noise & Mismatch

- Predicting accuracy (mismatch & noise) is fundamental in analog and digital IC design
- Besides DC and AC models, system designers need information on accuracy ⇒ proper matching and noise models are required.
- Simple one-equation models provide a useful tool for hand design also, rather than being restricted to computer simulation.

# 4.19 Noise & Mismatch

- The spontaneous fluctuations over time of the current and voltage inside a device, which are basically related to the discrete nature of electrical charge, are called electrical noise.
- Time-independent variations between identically designed devices in an integrated circuit due to the spatial fluctuations in the technological parameters and geometries are called mismatch.
- Mismatch (spatial fluctuation) and noise (temporal fluctuation) are similar phenomena, both being dependent on the process, device dimensions, and bias.

# 4.19 Noise

- NOISE means spontaneous fluctuations in charge, current or voltage generated in a component.
- NOISE is related to the discrete nature of carriers.
- Fundamental physical concepts behind noise are simple BUT expressions to compute noise are often obscure.
- NOISE sets lower limits to the strength of signals that can be processed.
  - The understanding of noise is a key factor in low-power/lowvoltage designs.

# 4.19 Thermal noise of resistor/MOSFET





#### Bias-dependent factor ≈1

# 4.19 Flicker noise (1/f)

- Power spectral density (PSD):  $S(f) = K/f^{\beta}$   $\beta \cong I$
- Mainly generated by fluctuations in number of carriers and mobility due to random trappingdetrapping of carriers near the surface of the semiconductor.
- Exact mechanism and statistics of resulting noise current, and correlation with technological parameters are not yet clear.

#### 4.19 Flicker noise



# 4.19 Corner frequency



# 4.20 Mismatch

- Mismatch: differences between identically designed devices.
- Performance of many analog and also digital circuits is based on how closely matched components are.
- Consequences of mismatch: offset voltage, current mirror error, variable gate delay, lower resolution of converters, deviations in frequency response,.....
- Lower supply voltages contribute to increase the impact of process fluctuations on electronic systems.

# 4.20 Mismatch



 $A_V$ =-  $R_2/R_1$ : gain depends on ratio (rather than on absolute values of R's); the relative values of R's must be matched for accurate gain.

# 4.20 Dealing with mismatch

- GLOBAL variation ⇒ total variation of a parameter over a wafer (or batch) caused by equipment variations & spatial drift, e. g.
  - Dimensional errors (photo-mask sizes, lens aberrations)
  - Photo-resist thickness variations
  - Mechanical strain variation
- Because GLOBAL variations are correlated across die, they are minimized by design tricks:
  - common centroid components
  - distance reduction between identically designed pairs
  - same orientation, etc.

# 4.20 Dealing with mismatch

LOCAL variation ⇒ variation in a component with respect to an identical adjacent component, caused by atomistic stochastic effects

Designers must understand the limitations imposed by LOCAL variations on performance.

# 4.20 Mismatch



\* http://www.essderc2002.deis.unibo.it/ESSDERC\_web/Session\_D02/D02\_1.pdf

# 4.20 Mismatch





 $M_1 \equiv M_2$  but  $I_{D1} \neq I_{D2}$  for the same set of voltages

 $M_1 \equiv M_2$  but  $V_{GS1} \neq V_{GS2}$  for the same current

Fluctuations in doping, polysilicon granularity, interface traps, channel length & width & oxide thickness roughness,

# 4.20 A simple mismatch model

#### Mismatch in current

First order model (Vittoz): mismatch is caused by fluctuations in specific current and threshold voltage  $\begin{bmatrix} M \\ M \end{bmatrix} = I_S f(V_G - V_T, V_S, V_D)$  Long-channel MOST  $\frac{\Delta I_D}{I_D} \cong \frac{\Delta I_S}{I_S} - \frac{g_m}{I_D} \Delta V_T$ Uncorrelated (?) mismatch sources:  $\frac{\sigma^2(I_D)}{I_D^2} \cong \frac{\sigma^2(I_S)}{I_D^2} + \left(\frac{g_m}{I_D}\right)^2 \sigma^2(V_T)$ Recall that, in saturation  $\frac{g_m}{I_D} = \frac{2}{n\phi_t} \frac{1}{\sqrt{1+i_f}+1}$ What about  $\sigma^2(I_s)$  and  $\sigma^2(V_T)$ ?

EMICROPB

# 4.20 A simple mismatch model

$$- \bigcup_{I_D} \sigma^2 (V_T) \cong \frac{A_{vT}^2}{WL}$$
$$- \bigcup_{I_S} \frac{\sigma^2 (I_S)}{I_S^2} \cong \frac{A_{IS}^2}{WL}$$

M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G.Welbers, "Matching properties of MOS transistors," *IEEE JSSC*, vol. 24, no. 5, pp. 1433–1440, Oct. 1989.

#### $0.35\,\mu m$ n-well technology

Parameter	NMOST	PMOST	Unit
A <sub>VT</sub>	9	9	mV∙µm
$A_{IS}(A_{\beta})$	1.9	2.25	% µm

### 4.20 A simple mismatch model



2. The standard deviation of the NMOST threshold versus the inverse square root of the area, for a 0.18  $\mu$ m (3.3-nm gate oxide) process.

M. J. M. Pelgrom, H. P. Tuinhout, and M. Vertregt, "Transistor matching in analog CMOS applications," in *IEDM Tech. Dig.*, 1998, pp. 915–918.

EMICROPB



3. Evolution of matching coefficient over process generation. Squares are derived from[4], the other measurements are by the authors.

### **Mismatch – experimental results**



#### **Mismatch – experimental results**





12  $\mu$ m × 8  $\mu$ m

**EMICROPB** 

# Contents

- 1. Why low-power & low-voltage
- 2. Fundamental limitations in analog integrated circuits
- **3.** Components of the CMOS technology
- 4. MOSFET modeling
- 5. The basic gain stage
- 6. The current mirror
- 7. A self-biased current source

EMICROPB

# 5. The common-source amplifier - 1





**Output characteristics** 

From UICM we find the dc voltage  $V_{TH}$  at the input:

$$\frac{V_{TH} - V_{T01}}{n_1 \phi_t} \cong \sqrt{1 + i_{f1}} - 2 + \ln\left(\sqrt{1 + i_{f1}} - 1\right)$$

$$I_D = I_B \cong I_{F1} - I_{R1}; \quad i_{f1} \cong \frac{I_B}{I_{S1}}$$



LP-LV Analog ICs

107

# 5. The common-source amplifier - 2



108
## 5. The common-source amplifier - 3



## 5. The common-source amplifier - 4



# Contents

- 1. Why low-power & low-voltage
- 2. Fundamental limitations in analog integrated circuits
- **3.** Components of the CMOS technology
- 4. MOSFET modeling
- 5. The basic gain stage
- 6. The current mirror
- 7. A self-biased current source

EMICROPB

# 6. The two-transistor current mirror - 1



 $M_1: i \rightarrow v \text{ converter}$  $M_2: v \rightarrow i \text{ converter}$ 

Error due to difference in  $V_D$  values

Error due to mismatch

$$I_{D} \cong I_{S} i_{f} \left( V_{G} - V_{T0}, V_{S} \right) \left( 1 + V_{D} / V_{A} \right) \quad V_{D} > V_{Dsat}$$

 $\frac{\Delta I_D}{I_D} \approx \frac{1}{I_D} \left( \frac{\partial I_D}{\partial I_S} \Delta I_S + \frac{\partial I_D}{\partial V_{T0}} \Delta V_{T0} \right)$  $\approx \frac{\Delta I_S}{I_S} - \frac{g_m}{I_D} \Delta V_{T0}$ 

$$\frac{\Delta i}{i_i} = \frac{i_o - i_i}{i_i} \cong \frac{v_o - v_i}{V_A} \cong \frac{v_o - v_i}{V_E L}$$

$$\frac{\sigma^2(\Delta I_D)}{I_D^2} = \left(\frac{g_m}{I_D}\right)^2 \sigma^2(\Delta V_T) + \frac{\sigma^2(\Delta I_S)}{I_S^2} = \frac{1}{WL} \left[ \left(\frac{g_m}{I_D}\right)^2 A_{VT}^2 + A_{IS}^2 \right]$$

EMICROPB

# 6. The two-transistor current mirror - 2



# 6. Current mirror: gain schemes



# Contents

- 1. Why low-power & low-voltage
- 2. Fundamental limitations in analog integrated circuits
- **3.** Components of the CMOS technology
- 4. MOSFET modeling
- 5. The basic gain stage
- 6. The current mirror
- 7. A self-biased current source

#### **SELF-CASCODE MOSFET (SCM)**



$$I_{S2}(i_{f2} - i_{2}) = NI_{x} \qquad i_{f2} = i_{r1}$$
$$I_{S1}(i_{f1} - i_{f2}) = (N+1)I_{x}$$
$$I_{I_{1}} = \left[1 + \frac{S_{2}}{S_{1}}\left(1 + \frac{1}{N}\right)\right]i_{f2} = \alpha i_{f2}$$

#### Applying UICM to both M<sub>1</sub> & M<sub>2</sub>

$$\frac{V_x}{\phi_t} = \sqrt{1 + \alpha i_{f2}} - \sqrt{1 + i_{f2}} + \ln\left(\frac{\sqrt{1 + \alpha i_{f2}} - 1}{\sqrt{1 + i_{f2}} - 1}\right)$$

where 
$$i_{f_2} = \frac{NI_X}{I_{S_2}} = \frac{NI_X}{S_2 I_{SH}}$$

EMICROPB







EMICROPB

**VOLTAGE FOLLOWING (NMOS) CURRENT MIRROR (PMOS)**<sup>1</sup>



$$\frac{e_{f} - V_{S9}}{\phi_{t}} = \sqrt{1 + JKi_{f8}} - \sqrt{1 + i_{f8}} + \ln\left(\frac{\sqrt{1 + JKi_{f8}} - 1}{\sqrt{1 + i_{f8}} - 1}\right)$$

When both  $M_8 \& M_9$  operate in WI:

$$V_{ref} = V_{S9} + \phi_t \ln(JK)$$

<sup>1</sup> B. Gilbert, AICSP vol. 38, pp. 83-101, Feb. 2004

EMICROPB



**7. A SBCS: Design - 5** Output current:  $I_{ref}=10 \text{ nA}$  $I_{SHn-channel} \cong 100 \text{ nA}, I_{SHp-channel} \cong 40 \text{ nA}$ 



## 7. A SBCS: Design - 6

Summary



Core area in 0.35µm CMOS  $\approx 0.02 \text{ mm}^2$ 

EMICROPB

## 7. A SBCS – 7 $I_{OUT}$ vs. $V_{DD}$ at constant T



LP-LV Analog ICs

#### **References for chapters 3, 4, 5**

- C. Galup-Montoro and M. C. Schneider, <u>"MOSFET Modeling for Circuit Analysis and</u> <u>Design</u>", World Scientific, 2006, ISBN 981-256-810-7.
- M. C. Schneider and C. Galup-Montoro, <u>"CMOS Analog Design Using All-Region</u> <u>MOSFET Modeling</u>", Cambridge University Press, 2010, ISBN 978-0521110365.
- Chapter 2 in E. Sánchez-Sinencio and A. G. Andreou (eds.), *Low-Voltage/ Low Power Integrated Circuits and Systems*, IEEE Press, New York, 1999.
- K. R. Laker and W. M. C. Sansen, *Design of Analog Integrated Circuits and Systems*, 1994.
- D. A. Johns and K. Martin, Analog Integrated Circuit Design, 1997.
- P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, *Analysis and Design of Analog Integrated Circuits*, 4th edn., Wiley, 2001.
- W. M. C. Sansen, Analog Design Essentials, Springer, 2006.
- D. M. Binkley, Tradeoffs and Optimization in Analog CMOS Design, Wiley, 2008.
- B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, 2001.
- F. Maloberti, Analog Design for CMOS VLSI Systems, Kluwer, 2001.
- P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design, Oxford, 2002.

#### Some references for interesting work on LP-LV design

http://www.rle.mit.edu/avbs/ (Analog VLSI & Biological Systems Group)

- S. Mandal, S. Zhak, and R. Sarpeshkar, "<u>A Bio-Inspired Active Radio-Frequency</u> <u>Silicon Cochlea</u>," *IEEE Journal of Solid-State Circuits*, Vol. 44, No. 6, pp. 1814-1828, June 2009.
- R. Sarpeshkar et al, "Low-Power Circuits for Brain-Machine Interfaces," *IEEE Trans. Biomedical Circuits and Systems*, vol.2, no.3, pp.173-183, Sep. 2008.
- X. Chen et al, "A Wireless Capsule Endoscope System with Low-Power Controlling and Processing ASIC," *IEEE Trans. Biomedical Circuits and Systems*, vol.3, no.1, pp.11-22, Feb. 2009.

http://www.eecs.berkeley.edu/Research/Projects/Faculty/rabaey.html

http://bwrc.eecs.berkeley.edu/Research/energy efficient systems.htm

http://www.csem.ch/site/

http://www.mead.ch/ (courses on Low-power & Low-voltage)

Covering the essentials of analog circuit design, this book takes a unique design approach, based on a MOSFET model valid for all operating regions, rather than on the standard square-law model. Opening chapters focus on device modeling, integrated circuit technology, and layout, whilst later chapters go on to cover noise and mismatch, and analysis and design of the basic building blocks of analog circuits, such as current mirrors, voltage references, voltage amplifiers, and operational amplifiers. An introduction to continuous-time filters is also provided, as are the basic principles of sampleddata circuits, especially switched-capacitor circuits. The final chapter then reviews MOSFET models and describes techniques to extract design parameters. With numerous design examples and exercises also included, this is ideal for students taking analog CMOS design courses and also for circuit designers who need to shorten the design cycle.

Márcio Cherem Schneider is a Professor in the Electrical Engineering Department at the Federal University of Santa Catrina, Brazil Where he has worked since 1976. He has also spent a year at the Swiss Federal Institute of Technology (EPFL) and has worked as a Visiting Associate Professor in the Department of Electrical and Computer Engineering at Texas A&M University. His current research interests mainly focus on MOSFET modeling and transistor-level design, particularly of analog and RF circuits.

Carlos Galup-Montoro is currently a Visiting Scholar in the Electrical Engineering Department at the University of California, Berkeley, and a Professor in the Electrical Engineering Department at the Federal University of Santa Catarina, Brazil, Where he has worked since 1990. His main research interests are in field-effect transistor modeling and transistor-level design.



#### CMOS Analog Design Using All-Region MOSFET Modeling

Márcio Cherem Schneider and Carlos Galup-Montoro



Lecture slides
Solutions to problems

Cover illustration: background image © iStockphoto.com/Evelin Elmest

Cover designed by Zoe Naylor



EMICROPB

LP-LV Analog ICs

CAMDADOS

CMOS Analog Desig All-Region MOSFET

g

n Using Modeling

-0

CAMILLIDGE