

A Design Methodology for MOS Amplifiers

R. L. Oliveira Pinto, F. A. F. Farag, M. C. Schneider*, C. Galup-Montoro

Laboratório de Instrumentação Eletrônica - LINSE

Universidade Federal de Santa Catarina - UFSC

CEP 88 040 900 - Florianópolis - SC - Brasil

e-mail: carlos@linse.ufsc.br

*currently with Texas A & M University - Department of Electrical Engineering

College Station - Texas - 77843-3128 - EUA

Abstract

This paper presents a design methodology for MOS amplifiers. The methodology is based on a universal model of the MOSFET, being valid from weak to strong inversion. A set of very simple expressions allows quick design by hand as well as an evaluation of the best solution in terms of power consumption or silicon real estate. A design of both a common-source and a differential amplifier illustrate the applicability of the proposed methodology.

1. Introduction

The design of CMOS amplifiers is either based on MOSFET models developed for weak inversion or strong inversion [1,2]. The current trend towards low-power or small area circuits many times require the transistor to be biased in the moderate inversion region. Therefore, a MOSFET model capable of providing the designer with a set of equations valid for any inversion level is a very powerful tool. Moreover, the availability of a good model for all regions of operation can save many hours of simulation since it allows the designer to start with a solution which is very close to the desired one. Here, we use the universal MOSFET model developed in [3-4], which employs the bias current as the key variable, as our basic reference for design. The proposed design methodology for amplifiers accounts for specifications such as gain-bandwidth product, phase margin, biasing, gain and voltage swing. Figures of merit associated to power and silicon real estate consumption are presented. Two design examples illustrate the methodology proposed.

2. MOSFET model

The MOSFET model employed in our methodology has been developed in [3]. The set of equations that has been used for design are:

$$\frac{\phi_1 g_m}{I_D} = \frac{2}{1 + \sqrt{1 + i_T}} \quad (1.a)$$

$$i_T = \frac{I_D}{I_S} \quad (1.b)$$

$$I_S = I_{SO} \left(\frac{W}{L} \right) \quad (1.c)$$

$$I_{SO} = \mu n C_{ox} \frac{\phi_1^2}{2} \quad (1.d)$$

$$f_T = \frac{\mu \phi_1}{2 \pi L^2} 2 \left(\sqrt{1 + i_T} - 1 \right) \quad (2)$$

$$\frac{V_{DS,SR}}{\phi_1} = (1 - \epsilon) \left(\sqrt{1 + i_T} - 1 \right) + \ln \left(\frac{1}{\epsilon} \right) \quad (3)$$

$$\frac{V_p - V_S}{\phi_1} = \sqrt{1 + i_T} - \sqrt{1 + i_p} + \ln \left[\frac{\sqrt{1 + i_p} - 1}{\sqrt{1 + i_T} - 1} \right] \quad (4.a)$$

$$V_p = \frac{V_0 - V_{TO}}{n} \quad (4.b)$$

I_{SO} , (1.d), is the saturation current for a square transistor. I_{SO} depends on the slope factor n , which is almost constant, and on technological parameters: mobility μ , oxide capacitance per unit area C_{ox} and the thermal voltage ϕ_1 . The transistor dimensions, width W and length L , are included in the saturation or normalization current I_S , (1.c). i_T is the normalized current or inversion level [3]. (1.a) shows that the ratio of transconductance-to-currents in MOSFETs is quite different from bipolar transistors, where $\phi_1 g_m / I_C = 1$. If g_m is defined in a bipolar design, so is I_C . However, in a MOSFET design, the specification of g_m allows the designer to choose from a range of currents, according to (1.a). Equation (2) gives us the intrinsic cut-off frequency f_T in terms of the inversion level. Note that f_T depends only on technology and on current density (i_T). An approximate formula for the source-to-drain saturation voltage as a function of the inversion level is shown in (3), where $(1 - \epsilon)$ is the degree of saturation (see appendix A). ϵ can be chosen as, say, 5%. The relation between gate and source voltage is given by (4.a) and (4.b), also in terms of the inversion level. V_p is the "pinch-off" voltage and i_p is its correspondent normalized current, where can be adopted $i_p = 8$.

3. Single Stage Amplifier

The common source amplifier has already been studied in [4],[5] and it is only included here to provide a new insight into the design methodology. In the ideal CMOS amplifier, the transconductance required for a low

capacitance equal to CL and gain bandwidth GBW is $g_m = 2\pi \cdot GBW \cdot CL$. By using this equation and (1) the drain current and the aspect ratio can be written as:

$$I_D = 2\pi \cdot GBW \cdot CL \cdot n \cdot \phi_i \cdot \frac{1 + \sqrt{1 + i_f}}{2} \quad (5)$$

$$\frac{W}{L} = \frac{2\pi \cdot GBW \cdot CL}{\mu C_m \phi_i} \left(\frac{1}{\sqrt{1 + i_f} - 1} \right) \quad (6)$$

(5) and (6) show that there is a degree of freedom for the design. The DC current and the aspect ratio are determined as long as the inversion level is chosen. The compromise between area and consumption can be reached by an appropriate choice of i_f . It is remarkable to note that a low inversion level is translated into a low power consumption but a high aspect ratio. Moreover, the lowest current to meet the specification of GBW is in weak inversion, when $i_f \ll 1$. However, this solution leads to a prohibitively high aspect ratio.

The evaluation of the resulting designs is an important task. In this work, we define two figures of merit of an amplifier, one for the power consumption and the other for the area. In [6], the current excess factor CEF has been defined as the ratio of the total current of an amplifier to that of an ideal CMOS inverter operating in weak inversion. Here we apply this concept to equation (5), but we use an inversion level corresponding to moderate inversion, $i_f=8$, as reference. Moreover, we extend this concept to the aspect ratio of a single transistor operating with $i_f=8$ too:

$$CEF = \frac{I_{D\text{tot}}}{2\pi \cdot GBW \cdot CL \cdot n \cdot \phi_i \cdot 2} \quad (7)$$

$$AEF = \frac{\sum W/L}{2\pi \cdot GBW \cdot CL / (\mu \cdot C_m \cdot \phi_i \cdot 2)} \quad (8)$$

AEF is the area excess factor, which is the ratio of the sum of all aspect ratios to the reference aspect ratio.

	weak inversion ($i_f \ll 1$)	moderate inversion* ($i_f=8$)	strong inversion ($i_f \gg 1$)
CEF	1/2	1	∞
AEF	∞	1	0

Table 1: Limit values of the current and area excess factors (*: 1 transistor)

4. The Differential Stage Amplifier

One of the most important building blocks for analog design is the differential pair. Figure 1 shows the conventional configuration of the simple differential stage for P-channel input transistors.

4.1 AC modeling

The AC analysis of the differential amplifier [1] shows that the unity gain frequency is given by $\text{GBW} = g_{\text{m1}} / 2\pi CL$. The equation for the nondominant pole due to C_{ns} , the total parasitic capacitance at node 4, is

$$f_{\text{nond}} = \frac{g_{\text{m1}}}{2\pi C_{\text{ns}}} \quad (8)$$

As shown in [1], the nondominant pole acts on only half the signal. Therefore, the phase margin (PM) is written as

$$\text{PM} = 90^\circ - \text{Arcsin}\left(\frac{\text{GBW}}{f_{\text{nond}}}\right) + \text{Arcsin}\left(\frac{\text{GBW}}{2f_{\text{nond}}}\right) \quad (9)$$

The nondominant pole can be chosen approximately equal to the intrinsic cutoff frequency (2). Even though the phase shift introduced by the nondominant pole is not of a major concern in the design of a single differential pair, it can lead to a severe degradation in the frequency response of an operational amplifier.




Figure 1 - P-channel input OTA

4.2 The Total Current and Area

The normalized total current (CEF) and area (AEF) excess factors of the OTA shown in figure 2 are:

$$\text{CEF} = \frac{\text{I}_{\text{tot}}}{2\pi \cdot \text{GBW} \cdot \text{CL} \cdot n \cdot \phi_i \cdot 2} = \frac{1 + \sqrt{1 + i_0}}{2} \quad (11)$$

$$\text{AEF} = \frac{\sum \text{W/L}}{2\pi \cdot \text{GBW} \cdot \text{CL} / \mu_n \cdot C_{\text{ns}} \cdot \phi_i \cdot 2} = \left(\frac{4\mu_N}{\mu_P} \right) \left(\frac{1}{\sqrt{1 + i_0} - 1} + \frac{\mu_P}{\mu_N i_0} \left(1 + \sqrt{1 + i_0} \right) \right) \quad (12)$$

According to (11), the designer has to minimize i_0 for minimum power consumption. The minimum value of CEF, CEF_{\min} , can be approximated as in a single stage amplifier, setting $i_0 \ll 1$, which means $\text{CEF}_{\min} = 1$.

It can be shown from (12) that the total area as function of i_D , at constant i_0 , has a minimum at $i_{D\text{min}}$, given by

$$i_{D\text{min}} = \frac{i_D \mu_N}{\mu_P} + 2 \sqrt{\frac{i_D \mu_N}{\mu_P}} \quad (13)$$

where $i_{D\text{min}}$ is the value of i_D corresponding to the circles in Figure 2, which shows the CEF and AEF as functions of i_0 .

4.3 DC Gain

The DC gain in the differential amplifier is given by

$$A_{VO} = \frac{g_{o1}}{g_{ac} + g_{o1}} \quad (14)$$

Where $g_{oi} = i_D / VA$ is the output conductance and VA is the Early voltage, and the substitution of the expressions for g_{oi} into (14), assuming $VA_i = VA_o = VA$ leads to the expression next for the normalized voltage gain:

$$A_{VO} \frac{2\phi_i n}{VA} = \frac{\phi_i n g_{oi}}{i_D} = \frac{2}{1 + \sqrt{1 + i_T}} \quad (15)$$

Figure 3 shows the normalized gain in terms of the inversion level.

4.4 Voltage Swing

A simple circuit analysis associated to equations (3) and (4) results in expressions to the voltage swing as functions of the evolved inversions levels.

5. Design methodology

After having presented several aspects of circuit design we are now in a position to describe a design methodology. Assuming that load capacitance, gain-bandwidth product and DC gain are the specifications to be met, the design of a differential amplifier can be suggested as follows:

1. Using expressions (4) and (5), plot curves of i_D and W/L as functions of the inversion level. Choose a value for i_T and, consequently, a pair $(i_D, W/L)$, which meets the GBW specified.

3. Specify W and L of the current mirror transistors such that an acceptable phase margin is achieved. If the phase shift introduced by the current mirror at the frequency equal to the gain-bandwidth is very small, another criterion, such as the saturation voltage can be used to dimension T3 and T4.
4. Verify if the gain specification is satisfied. If not, an increase in channel lengths or/and reduction in inversion levels can be employed to increase the gain.
5. Design the current source. For a low voltage design, the saturation voltage of the current source should be as small as possible. Therefore, inversion coefficients close to 1 can be used in order to achieve a good compromise between area and saturation voltage.




Figure 2 -AEF and CEF as functions of i_D and i_S , with indication of the minimum areas (o). $\mu_N=0.0465 \text{ m}^2/(\text{Vs})$ and $\mu_P=0.0168 \text{ m}^2/(\text{Vs})$.




Figure 3 -Normalized DC voltage gain as function of the inversion level of T1.

6. Examples

In this section we have developed examples for $\text{GBW}=10\text{MHz}$ and $\text{GBW}=100\text{MHz}$, both with $\text{CL}=10\text{pF}$ as specifications (respectively $g_{m1}=0.628\text{mA/V}$ and $g_{m1}=6.28\text{mA/V}$).

6.1 Analyses of Various Pairs i_0 and i_0'

The next tables illustrate the behavior of the all involved variables with different pairs of i_0 and i_0' for the given specifications.

(GBW; CL)	(10MHz; 10pF)					
$(i_0; i_0')$	(1; 8)	(4; 8)	(8; 8)	(8; 40)	(8; 100)	(40; 8)
hot (A)	51 μ	68 μ	84 μ	84 μ	84 μ	157 μ
CEF	1.21	1.62	2.00	2.00	2.00	3.70
$(W/L)_1$	1508	505	312	312	312	116
$(W/L)_2$	68	91	113	22	9	209
$\sum W/L$	3152	1192	850	668	642	650
AEP*	27.90	10.56	7.53	5.93	5.68	5.74
$V_{DD\ MAX}(V)^*$	2.07	2.01	1.97	1.97	1.97	1.82
$V_{DD\ MIN}(V)^*$	-3.67	-3.71	-3.73	-3.53	-3.35	-3.76
$V_D\ MAX(V)^*$	0.81	0.84	0.86	0.86	0.86	0.89
$V_D\ MIN(V)^*$	-2.37	-2.37	-2.37	-2.28	-2.19	-2.37
Avo (dB)*	35	33	31	31	31	26
f_T/GBW	157	157	157	424	710	157
PM	89.81°	89.81°	89.81°	89.93°	89.95°	89.81°

Table 2

(GBW; CL)	(100MHz; 10pF)					
$(i_0; i_0')$	(8; 8)	(8; 100)	(8; 1000)	(40; 100)	(100; 1000)	(100; 8)
hot (A)	850 μ	850 μ	850 μ	1.57m	2.34m	2.34m
CEF	2.00	2.00	2.00	3.70	5.52	5.52
$(W/L)_1$	3123	3123	3123	1156	690	690
$(W/L)_2$	1130	90	9	167	25	3121
$\sum W/L$	8506	6426	6264	2646	1430	7622
AEP*	7.53	5.69	5.54	2.34	1.26	6.75
$V_{DD\ MAX}(V)^*$	1.97	1.97	1.97	1.82	1.68	1.68
$V_{DD\ MIN}(V)^*$	-3.73	-3.35	-2.34	-3.38	-2.41	-3.79
$V_D\ MAX(V)^*$	0.86	0.86	0.86	0.88	0.90	0.90
$V_D\ MIN(V)^*$	-2.37	-2.2	-1.66	-2.19	-1.66	-2.37
Avo (dB)*	31	31	31	26	22	22
f_T/GBW	16	71	240	71	240	16
PM	88.18°	89.60°	89.88°	89.60°	89.88°	88.18°

Table 3

* $k=26mV$, $n=3\%$, $i_s=8$, $m=13$, $V_{DD}=0.53V$, $V_{DD}=0.75V$, $V_{DD}=2.5V$, $V_{DD}=2.5V$, $V_A=5V$, $C_{ox}=0.023F/m^2$, $L=0.7\mu m$, $\mu_n=0.0463m^2/(Vs)$ and $\mu_p=0.0168m^2/(Vs)$.

It makes clear that the designer has many design alternatives. The $\text{GBW}=10\text{MHz}$ requirement allows a design near the weak inversion. In otherwise the $\text{GBW}=100\text{MHz}$ have to operate near the strong inversion to avoid enormous areas. The last column of each table represents an incorrect design: high area and high power consumption. It becomes clear that i_D should be greater than i_0 . From the Tables 2 and 3 we also can verify that the sensibility of the voltage swing with respect to the inversion level is much lower than that of the area and power.

6.2 Simulated Cases

From Table 2 it was simulated the case $(i_0; i_D)=(4; 8)$ and from Table 3 the one $(i_0; i_D)=(40; 100)$. In Tables 4 and 5, and Figures 6 and 7 are shown the simulation results using the SMASH simulator release 2.2 with EKV [7] model and ES2 parameters technology with $L=0.7\mu\text{m}$ for all transistors.

Parameter	Theoretical	Simulated
g_m (mA/V)	0.628	0.79
GBW (MHz)	10	11.6
Avo (dB)	33	27
PM	89.81°	88°

Table 4

Parameter	Theoretical	Simulated
g_m (mA/V)	6.28	8.48
GBW (MHz)	100	114
Avo (dB)	26	25
PM	89.60°	85.3°

Table 5




Figure 6 -Simulated V_o as function of $V_i=V_-$ and $V_t=V_+$. And the indication of the calculated $V_{o,\text{MAX}}$ and $V_{o,\text{MIN}}$ for $\text{GBW}=10\text{MHz}$.




Figure 7 -Simulated V_o as function of $V_i=V_-$ and $V_t=V_+$. And the indication of the calculated $V_{o,\text{MAX}}$ and $V_{o,\text{MIN}}$ for $\text{GBW}=100\text{MHz}$.

7. Conclusions

In this work a methodology to design MOS amplifiers has been developed. The methodology is based on a current-based MOSFET model which has accurate and continuous equations from weak inversion to strong inversion. Therefore, the proposed method is suitable for low power design. The design methodology employs the inversion level to adjust to AC parameters of the OTA. We presented two figures of merit for amplifiers, the current excess factor and the area excess factor, which can help the designer choose an optimized circuit according to his or her needs. Designs examples were presented to illustrate the design methodology. And simulations of some of this examples were done to verify the applicability of the method.

8. References

- [1] K. Laker, W. Sansen, "Design of Analog Integrated Circuits and Systems", McGraw Hill, 1994;
- [2] P. E. Allen, D. R. Holberg, "CMOS Analog Circuit Design", 1987 by Holt, Rinehart and Winston, Inc.;
- [3] A. I. A. Cunha, O. C. Gouveia Filho, M. C. Schneider and C. Galup-Montoro, "A Current-based Model of the MOS Transistor", to be published in IEEE-ISCAS, 1997;
- [4] C. Galup-Montoro, M. C. Schneider, S. M. Acosta, R. L. Oliveira Pinto, "A mosfet model for low power analog IC design", Proceedings XI Conference of the Brazilian Microelectronics Society, Águas de Lindóia, SP - Brazil, 1996;
- [5] P. G. A. Jespers , "MOSFET Modeling for Low-Power Design", Proceedings I Ibero American Microelectronics Conference, Caxias, RS - Brazil, 1995;
- [6] M. C. R. Degrauw and W. M. C. Sansen, "The Current Efficiency of MOS Transconductance Amplifiers", IEEE Journal of Solid-State Circuits, Vol SC-19, no 3, June 1984;
- [7] M. Bucher, C. Lallement, C. Enz, F. Krummenacher, "Accurate MOS Modelling for Analog Circuit Simulation Using the EKV Model ", ISCAS, Atlanta 1996.

Appendix A

The MOSFET saturation degree, $1-\epsilon$, is a measurement of how close to the saturation region the MOSFET is operating. ϵ is defined as

$$\epsilon = Q'_{SD} / Q'_S \quad (A1)$$

where Q'_{SD} is the inversion charge per unit area at source (drain). It is related to the applied voltages by [3]

$$Q'_D - Q'_{SD} = nC'_m \left[V_T - V_{SD,so} - \phi_s \ln \left(Q'_{SD} / Q'_P \right) \right] \quad (A2)$$

In (A2) V_T and Q'_P are the channel voltage and charge per unit area at pinch-off [3]. Applying (A2) to both Q'_{SD} and Q'_D and using (A1) to define saturation, the drain-to-source saturation voltage is given by

$$\frac{V_{DS,sat}}{\phi_s} = (1-\epsilon) \frac{|Q'_S|}{nC'_m \phi_s} + \ln \left(\frac{1}{\epsilon} \right) \quad (A3)$$

Substituting $|Q'_S|/nC'_m \phi_s = \sqrt{1+i_f} - 1$ [3], allows (A3) to be written as in (3).