Digitally Programmable Switched-Current FIR Filter for Low-Voltage Applications

F. A. Farag, C. Galup-Montoro, and M. C. Schneider

4

3.5

3

2

1.5

1

0.5

0.5

0.45

0.4

n

0.5

(Su) 2.5

စီ

Abstract—In this paper, we describe a switched-current (SI) finite-impulse response (FIR) filter, suitable for equalizer architectures. The basic cell of the FIR filter is the SI sample–hold (S/H) circuit proposed in [1], appropriate for low-voltage operation. The programmability of the FIR filter structure is achieved via MOSFET-only current dividers [2]. The FIR filter has been designed and implemented using a 0.8- μ m CMOS process and operates at a power-supply voltage of 2 V.

Index Terms—Low-voltage analog filters, programmable filters, switched-current finite impulse response (FIR) filters.

I. INTRODUCTION

ECAUSE many consumer, telecommunication, and computing products are battery-powered, there is a trend toward low-power, low-voltage operated circuits. The switchedcurrent (SI) technique offers advantages over switched-capacitor (SC) circuits in terms of processing technology and powersupply voltage [1], [3], [4]. For both switched-capacitor and conventional switched-current techniques, the conduction gap [5] of the switch shown in Fig. 1 is the most significant obstacle at low-power supply voltage. There are some special techniques to deal with this problem, such as the use of a dedicated process, on-chip generation of a voltage larger than the supply voltage and the switched-op-amp methodology proposed in [5]. However, these techniques add some extra cost to the chip. In the sample-and-hold (S/H) [3] of the conventional SI technique shown in Fig. 2(a), the voltage at the switch terminals is signal-dependent. Thus, as much as SC circuits, conventional SI circuits are subject to the conduction gap. Another circuit technique for SI [1], [4], which is reviewed and employed in this work, overcomes the problem of the conduction gap.

The programmability of conventional SC circuits has been achieved by digitally selecting capacitor arrays [6]. In conventional SI circuits, the programmability has been achieved using either binary-weighted transistors [7] or mask-programming [8] methods. Binary-weighted transistors, as much as capacitor arrays, consume very large area, while mask-programming methods are not suitable for on-line adaptive applications. In this work, MOSFET-only current dividers (MOCD's) are employed to provide the filter with on-line programmability. The MOCD occupies small silicon area and is very simple to program by using digital words.

Following the low-voltage trend, this paper presents a digitally programmable switched-current finite impulse response

Manuscript received July 2, 1999; revised December 12, 1999. This work was supported in part by CNPq, the Brazilian Research Council.

The authors are with the Universidade Federal de Santa Catarina, 88.040-900, Florianopolis, SC, Brazil.

Publisher Item Identifier S 0018-9200(00)02870-5.



CMÓS

2.5

V_{in} (Volt)

(a)

2

3.5

V_{DD}=1.5V

3

4

4.5

5

15

Fig. 1. On-conductance of a CMOS switch for different supply voltages: (a) $V_{\rm DD}$ = 5 V and (b) $V_{\rm DD}$ = 1.5 V.

(FIR) filter that is suitable for low-voltage operation. The paper is organized as follows. The switched-current technique for lowvoltage applications is reviewed in Section II. The structure and design of a 4-tap FIR filter based on a circular delay line architecture [9] are presented in Sections III and IV. Section V summarizes the measurement results, and conclusions are given in Section VI.

II. LOW-VOLTAGE PROGRAMMABLE SWITCHED-CURRENT CELL

A. The Sample-Hold Circuit

The S/H circuits shown in Fig. 2 operate as current mirrors when the switches are closed. In the circuit shown in Fig. 2(b),

 V_{DE}



(d)

Fig. 2. S/H implementation in SI techniques: (a) the conventional SI technique [3], (b) the SI technique [1] for low supply voltage, (c) bias circuit (M_A and M_B are identical transistors), and (d) on-conductance of the nMOS switch.

assuming the op-amp to be ideal, transistors M_1 and M_2 are both biased with the same set of voltages. Therefore, neglecting transistor mismatch, the output current i_0 is an inverted replica of the input current i_{in} , i.e., $i_o = -Ai_{in}$, where $A = (W/L)_{M2}/(W/L)_{M1}$.

The S/H circuit shown in Fig. 2(b) operates as follows.

- Track mode: The input current is fed to the cell when the switch is closed. The current is memorized as a voltage across the holding capacitor. It should be emphasized that linear capacitors are not needed to store the data.
- Hold mode: When the switch opens, the voltage is held on the capacitor. The output current is equal to the value on the previous clock phase.

An important property of the S/H shown in Fig. 2(b) is that the switches operate at a constant voltage V_B . Therefore, the conduction gap [5] of the switches at low power-supply voltages is avoided. The dc operating point of the switches causes both the charge injected into the holding capacitor and the settling time [10] of the S/H to be signal-independent.

An appropriate choice of the bias voltage (V_B) allows for both the highest current swing and the conduction gap prevention. Fig. 2(c) illustrates the bias voltage generation [11] circuit, where M_A and M_B are identical transistors. V_B is given [11] by

$$V_B = V_P (1 - 1/\sqrt{2}). \tag{1}$$



Fig. 3. The MOSFET-only current divider: (a) scheme and (b) symbol.

 V_P is the pinchoff voltage [11], [12] given by $V_P \cong (V_{DD} - V_{TO})/n$, where V_{TO} is the zero bias threshold voltage and n, the slope factor, is slightly greater than one.



Fig. 4. (a) Circular FIR filter (coefficients during ck1) and (b) clock waveforms.



Fig. 5. The 4-tap FIR filter realization in circulating form.

B. The MOCD Structure

The schematic of the MOCD [2] together with its symbol are shown in Fig. 3. The output currents of the MOCD are digitally controlled fractions of the input current. In the SI technique proposed here, the MOCD structure is used as the digitally programmable element. The MOCD has an input impedance independent of the digital word, thus providing a constant load impedance to the op-amps. Without trimming techniques, MOCD's easily achieve 6-bit resolution, which is sufficient in some applications [13].

III. SWITCHED-CURRENT FIR FILTER STRUCTURE

The circular FIR structure proposed in [9], [14], and [15] has been employed in this work, as shown in Fig. 4. The signal flow through the FIR filter is described as follows.

• During ck1, the S/H 1 is in the sample mode (active), and the other S/H's are in the holding mode. The filter coef-

ficients and the stored signals are distributed as shown in Fig. 4(a) and (b), respectively.

• On ck2, S/H 2 is active, and the stored values of all S/H's but the second are kept unchanged. However, all tap weights must be shifted, as shown in Fig. 4(a), to realize

$$H(z) = h_1 + h_2 z^{-1} + h_3 z^{-2} + h_4 z^{-3}.$$
 (2)

The circulating process continues on each clock cycle, thus cycling the digital coefficients through all the multipliers. This process simulates a tapped delay line without passing the sampled value into series delay elements on each clock cycle. Consequently, this structure has the advantage of avoiding the propagation of both the offset voltage and noise from each cell to the next (multiple resampling errors).

The S/H circuit and the programmable MOCD presented in Section II have been used for the SI implementation of a 4-tap circular FIR filter, whose scheme is shown in Fig. 5. The input



Fig. 6. One-bit circulating circuit.

section realizes a linear voltage-to-current converter, while the output sample-hold circuit performs simultaneously as a summer block and a linear current-to-voltage converter.

IV. DESIGN CONSIDERATIONS

A. The Circulating Coefficients

A rotating switch matrix has been used in [15] to simulate the circulating coefficients. In this work, the circulating process is realized by word shifting. The FIR filter coefficients are shifted using the logic circuit shown in Fig. 6, which presents the circulating scheme for one bit. The digital circuit has been designed using the library from the foundry. The clock phases (ck1,..., ck4) have been generated using a circulating shift-register.

B. Considerations About Switching

In our filter, the circulation of the coefficients changes the state (ON/OFF) of some of the MOCD's transistors. Thus, a significant amount of charge can be transferred from the MOCD to the holding capacitor. A simple solution to avoid this charge transfer consists in delaying the clock signal responsible for changing the digital word of the MOCD's with respect to the clock of the last (summing) S/H. In this way, the charge injected by the MOCD is not summed into the holding capacitor.

The circuit shown in Fig. 5 has been designed and simulated with SMASH [16] for a 10- μ A input current and 3-/0.8- μ m n-channel switches. The ACM MOSFET model [17] has been used for the simulations. Two-stage CMOS op-amps have been designed using the methodology described in [18]. The time delay between the main clock (ck1) and the delayed one (ck1_s) was 0.4 ns, which is equivalent to two cascaded logic inverters from the library of the 0.8- μ m CMOS technology used in this design.

V. EXPERIMENTAL RESULTS

A 4-tap switched-current FIR filter was fabricated in a double-poly, double-metal 0.8- μ m CMOS process. The circuit occupies 4 mm² area including bonding pads, while the core area is 1.3 mm². A micrograph of the integrated filter is shown in Fig. 7. The frequency response has been measured using



Fig. 7. Chip micrograph.



Fig. 8. Measured, simulated, and theoretical frequency response of the 4-tap FIR filter. 1) $h_1 = 3F$, $h_2 = 15$, $h_3 = 0B$, and $h_4 = 06$. 2) $h_1 = 3F$, $h_2 = 36$, $h_3 = 2E$, and $h_4 = 27$.

the 3588-A spectrum analyzer. The supply voltage is 3 V and the sampling frequency is 1 MHz. The measured results for different digital words are depicted in Fig. 8. The figure shows good agreement between theory, simulation, and experimental results. The frequency response of the FIR filter has shown no significant change for supply voltages from 3 down to 2 V. The filter architecture has been digitally programmed without the need for any change in the filter structure. Thus, the proposed FIR filter can be used coupled with an adaptive algorithm.

VI. CONCLUSION

A digitally programmable switched-current technique suitable for low-voltage applications has been reviewed. In this new SI technique, the problem of low-voltage switches has been overcome. The programmability of the SI circuits has been achieved using the MOCD structure, which allows easily on-line programming and occupies small silicon area compared to traditional programming methods. A programmable switched-current FIR filter has been designed using the circulating tap technique. A 4-tap FIR filter has been fabricated in 0.8- μ m CMOS technology. The applied SI technique is very promising for the implementation of programmable low-voltage FIR filters.

REFERENCES

- R. T. Gonçalves, S. Noceti Filho, M. C. Schneider, and C. Galup-Montoro, "Digitally programmable switched current filters," in *Proc. IEEE ISCAS*, vol. 1, May 1996, pp. 258–261.
- [2] K. Bult and G. J. G. M. Geelen, "An inherently linear and compact MOST-only current division technique," *IEEE J. Solid-State Circuits*, vol. 27, pp. 1730–1735, Dec. 1992.
- [3] J. B. Hughes, N. C. Bird, and I. C. Macbeth, "Switched current—A new technique for analog sampled-data signal processing," in *Proc. IEEE ISCAS*, May 1989, pp. 1584–1587.
- [4] F. A. Farag, R. Faustino, S. Noceti Filho, C. Galup-Montoro, and M. C. Schneider, "A programmable second generation SI integrator for low voltage applications," in *Proc. Int. Conf. VLSI'97 IX IFIP*, Brazil, August 1997, pp. 129–139.
- [5] J. Crols and M. Steyaert, "Switched-opamp: An approach to realize full CMOS switched-capacitor circuits at very low power supply voltages," *IEEE J. Solid-State Circuits*, vol. 29, pp. 936–942, Aug. 1994.
- [6] J. F. Duque-Carrillo, J. Silva-Martínez, and E. Sánchez-Sinencio, "Programmable switched capacitor bump equalizer architecture," *IEEE J. Solid-State Circuits*, vol. 25, pp. 1035–1039, Aug. 1990.
- [7] P. F. Santos, J. P. Oliveira, B. G. Henriques, and J. E. Franca, "A CMOS general purpose digitally-programmable switched-current biquad," in *Proc. 4th Mideur. Conf. Custom Application Integrated Circuits*, Budapest, Hungary, May 1993, pp. 61–68.

- [8] M. O. Ahmed and S. Wang, "A design and implementation of fully programmable switched-current IIR filter," *IEEE J. Solid-State Circuits*, vol. 34, pp. 549–553, Apr. 1999.
- [9] R. Barnett and R. Harjani, "A 200 MHz differential sampled data FIR filter for disk drive equalization," in *Proc. IEEE ISCAS*, vol. 1, May 1996, pp. 429–432.
- [10] M. Ishikawa and T. Tsukahara, "An 8-bit 50-MHz CMOS subranging A/D converter with pipelined wide-band S/H," *IEEE J. Solid-State Circuits*, vol. 24, pp. 1485–1491, Dec. 1989.
- [11] C. Galup-Montoro, M. C. Schneider, A. L. Koerich, and R. L. O. Pinto, "Mosfet threshold extraction from voltage-only measurements," *Electron. Lett.*, vol. 30, no. 17, pp. 1458–1459, Aug. 8, 1994.
- [12] C. C. Enz, "High precision CMOS micropower amplifiers," Ph.D. dissertation, EPF-Lausanne, Switzerland, 1989.
- [13] B. C. Rothenberg, S. H. Lewis, and P. J. Hurst, "A 20-M sample/s switched-capacitor finite-impulse-response filter using a transposed structure," *IEEE J. Solid-State Circuits*, vol. 30, pp. 1350–1356, Dec. 1995.
- [14] X. Wang and R. R. Spencer, "A low-power 170-MHz discrete-time analog FIR filter," *IEEE J. Solid-State Circuits*, vol. 33, pp. 417–426, Mar. 1998.
- [15] S. Kiriaki, T. Viswanathan, G. Feygin, B. Staszewshi, R. Pierson, B. Krenik, M. de Wit, and K. Nagaraj, "A 160 MHz analog equalizer for magnetic disk read channels," *IEEE J. Solid-State Circuits*, vol. 32, pp. 1839–1850, Nov. 1997.
- [16] SMASH Manual, Dolphin Integration, France, 1995.
- [17] O. C. Gouveia-F, A. I. A. Cunha, M. C. Schneider, and C. Galup-Montoro. The ACM model for circuit simulation and equations for SMASH. [Online] Available: http://www.dolphin.fr.
- [18] R. L. O. Pinto, A. I. A. Cunha, M. C. Schneider, and C. Galup-Montoro, "An amplifier design derived from a MOSFET current-based model," in *Proc. IEEE ISCAS*, vol. 1, May 1998, pp. 301–304.