

Solid-State Electronics 43 (1999) 481-485

SOLID-STATE Electronics

Derivation of the unified charge control model and parameter extraction procedure

Ana Isabela Araújo Cunha*, Márcio Cherem Schneider, Carlos Galup-Montoro

Departamento de Engenharia Elétrica, Universidade Federal de Santa Catarina, C.P. 476, CEP 88040-900, Florianópolis, SC, Brazil

Received 10 November 1997; received in revised form 22 June 1998

Abstract

This paper presents a physical derivation of the unified charge control model (UCCM) [Park C-K, Lee C-Y, Lee K, Moon B-J, Byun YH, Shur M. IEEE Trans Electron Dev 1991;ED-38:399; Lee K, Shur M, Fjeldly TA, Ytterdal T. Semiconductor device modeling for VLSI. Englewoods Cliffs: Prentice Hall, 1993.], which describes the relationship between inversion charge density and the applied voltages in the MOS transistor for any operating region. Using the UCCM and the MOSFET charge model presented in Cunha et al. [Cunha AIA, Schneider MC, Galup-Montoro C. Solid-St Electron 1995;38:1945.], we develop a MOSFET model formulated in terms of the drain current in saturation. Based on this model, a methodology for the extraction of the UCCM parameters is proposed. © 1999 Published by Elsevier Science Ltd. All rights reserved.

1. NOTATION

- C'_{ox} oxide capacitance per unit area (F/m²)
- $I_{\rm D}$ drain current (A)
- $I_{\rm F}$ forward saturation current (A)
- *i*_f forward normalized current (dimensionless)
- $I_{\rm R}$ reverse saturation current (A)
- *i*_r reverse normalized current (dimensionless)
- $I_{\rm S}$ normalization current (A)
- L effective channel length (m)
- *n* slope factor (dimensionless)
- $Q'_{\rm I}$ inversion charge density (C/m²)
- $Q'_{\rm ID}$ inversion charge density at drain (C/m²)
- Q'_{IS} inversion charge density at source (C/m²)
- $Q'_{\rm IP}$ inversion charge density at pinch-off (C/m²)
- $t_{\rm ox}$ oxide thickness (m)
- $V_{\rm C}$ channel voltage = difference between the electron quasi-Fermi potential and the bulk Fermi potential (V)

- $V_{\rm D}$ drain voltage (V)
- $V_{\rm G}$ gate voltage (V)
- $V_{\rm P}$ pinch-off voltage (V)
- $V_{\rm S}$ source voltage (V)
- $V_{\rm TO}$ threshold voltage at equilibrium (V)
- W effective channel width (m)
- $\phi_{\rm S}$ surface potential (V)
- ϕ_t thermal voltage (V)
- γ body effect factor (V^{1/2})
- μ carrier mobility (m²/(V·s))

2. Introduction

As a consequence of the trend towards shorter channel lengths and reduced supply voltages, MOS devices are expected to often operate in the moderate and weak inversion regions. In this work, we present a formal derivation of UCCM, a MOSFET model applicable to any region of inversion. We first derive a relationship between charge and applied voltages similar to UCCM. Next, we combine the relation between

0038-1101/99/\$ - see front matter \odot 1999 Published by Elsevier Science Ltd. All rights reserved. PII: S0038-1101(98)00285-8

^{*} Corresponding author. Permanent address: Departamento de Engenharia Elétrica da Escola Politécnica, Universidade Federal da Bahia, CEP 40210-630, Salvador, BA, Brazil. Tel.: + 55-71-237-2367; fax: + 55-71-237-2367.

charge and voltage and the expression for the drain current derived in [3] to obtain an I-V MOSFET model. Finally, we propose a very simple procedure for extracting the parameters of the UCCM model.

3. Derivation of the unified charge control model

From the MOS three terminal charge balance equation [5] (p. 79) it is easy to show [3] that for constant gate-to-bulk potential ($V_{\rm G}$)

$$\left. \frac{\mathrm{d}\phi_{\mathrm{s}}}{\mathrm{d}V_{\mathrm{C}}} \right|_{V_{\mathrm{G}}} = \frac{C_{\mathrm{i}}'}{C_{\mathrm{i}}' + C_{\mathrm{b}}' + C_{\mathrm{ox}}'} \tag{1}$$

where $\phi_{\rm S}$ is the surface potential, $V_{\rm C}(x)$ is the difference between the quasi-Fermi potentials of electrons and holes, and $C'_{\rm i}$, $C'_{\rm ox}$, $C'_{\rm b}$ are the inversion, oxide and depletion capacitances per unit area, respectively.

As shown in [3], for constant gate to substrate potential, the inversion charge density can be approximated by a linear function of the surface potential

$$dQ'_{\rm I} = (C'_{\rm ox} + C'_{\rm b})d\phi_{\rm s} = nC'_{\rm ox}d\phi_{\rm S},$$
(2)

where *n* is the so-called slope factor and is slightly dependent on the gate potential through $C'_{\rm b}$.

The substitution of the fundamental approximation of Eq. (2) into Eq. (1) leads to

$$\frac{dQ'_{\rm I}}{dV_{\rm C}}\Big|_{V_{\rm G}} = \frac{(C'_{\rm ox} + C'_{\rm b})C'_{\rm i}}{C'_{\rm ox} + C'_{\rm b} + C'_{\rm i}}.$$
(3)

Eq. (3) is equivalent to the small signal model shown in Fig. 1. In weak, moderate and not very strong inversion, the inversion capacitance can be approximated [3] by



Fig. 1. Small-signal model for the three terminal MOSFET.

$$C'_{\rm i} = -\frac{Q'_{\rm I}}{\phi_{\rm t}}.\tag{4}$$

In very strong inversion, Eq. (4) overestimates the inversion capacitance by a factor of 2, but in this region $C'_i \gg C'_{ox}$, C'_b and, therefore, its exact value is not relevant to calculate the derivative in Eq. (3). Indeed, for very strong inversion, the right-hand side of Eq. (3) can be approximated by $(C'_{ox} + C'_b)$.

The substitution of Eq. (4) into Eq. (3) allows obtaining the following relationship between $C'_{\rm I}$ and $V_{\rm C}$

$$\mathrm{d}Q_{1}'\left(\frac{1}{nC_{\mathrm{ox}}'}-\frac{\phi_{\mathrm{t}}}{Q_{1}'}\right)=\mathrm{d}V_{\mathrm{C}}.$$
(5)

Integrating Eq. (5) from an arbitrary channel potential $V_{\rm C}$ to the pinch-off voltage $V_{\rm P}$, yields

$$\frac{Q'_{\rm IP} - Q'_{\rm I}}{nC'_{\rm ox}} + \phi_{\rm t} \ln\left(\frac{Q'_{\rm I}}{Q'_{\rm IP}}\right) = V_{\rm P} - V_{\rm C},\tag{6}$$

where $Q'_{\rm IP}$ is the value of $Q'_{\rm I}$ at pinch-off.

Substituting into Eq. (6) the first order approximation of $V_{\rm P}$ presented in [4]

$$V_{\rm P} \cong \frac{V_{\rm G} - V_{\rm T0}}{n} \tag{7}$$

gives

$$\begin{aligned} \mathcal{Q}_{\rm IP}' - \mathcal{Q}_{\rm I}' + n C_{\rm ox}' \phi_{\rm t} \ln \left(\frac{\mathcal{Q}_{\rm I}}{\mathcal{Q}_{\rm IP}'} \right) \\ &= C_{\rm ox}' (V_{\rm G} - V_{\rm T0} - n V_{\rm C}), \end{aligned} \tag{8}$$

where V_{T0} is the threshold voltage in equilibrium.

(~)

Eq. (8) is almost identical to the unified charge control model [1, 2], which was first presented as an empirical result. In fact, the UCCM is based on the linear dependence of the inversion capacitance on the inversion charge, the charge-sheet approximation and the linear relationship between inversion charge density and surface potential. In Fig. 2 we compare the values of the inversion charge density calculated by either using Eq. (6) or the expression of $Q'_{\rm I}$ in terms of $\phi_{\rm S}$ from the charge-sheet approximation [5] (p. 79), with $\phi_{\rm S}$ numerically evaluated in terms of $V_{\rm C}$. It can be readily verified that the charge-sheet model and expression (6) are almost equivalent throughout the entire inversion region of operation.

4. Long channel I-V modeling

The model presented in [3] consists of a set of expressions for the MOSFET static and dynamic characteristics. These expressions are functions of the inversion charge densities (calculated at source (Q'_{IS}) and drain (Q'_{IS})) and their derivatives with respect to



Fig. 2. Normalized inversion charge density vs. normalized channel potential calculated from: (-----) expression (6) and (\bigcirc) the implicit charge-sheet expression [5] (p. 79), with the surface potential numerically evaluated. $V_{\rm G}-V_{\rm T0}$ equal to: (a) $-5\phi_{\rm t}$, (b) $5\phi_{\rm t}$, (c) $30\phi_{\rm t}$ (d) $60\phi_{\rm t}$, (e) $90\phi_{\rm t}$.

the source and drain voltages. Combining the model in [3] with expression (6), allows one to express the MOSFET characteristics in terms of the applied gate-to-bulk ($V_{\rm G}$), source-to-bulk ($V_{\rm S}$) and drain-to-bulk ($V_{\rm D}$) voltages.

In [3], the MOSFET drain current is determined by substituting the basic approximation of Eq. (2) into the expression

$$I_{\rm D} = \mu W \left(- Q_1' \frac{\mathrm{d}\phi_{\rm S}}{\mathrm{d}x} + \phi_{\rm t} \frac{\mathrm{d}Q_1'}{\mathrm{d}x} \right) \tag{9}$$

and integrating along the channel length, thus obtaining:

$$I_{\rm D} = I_{\rm F} - I_{\rm R} \tag{10a}$$

$$I_{\rm F(R)} = \mu n C'_{\rm ox} \frac{W}{L} \frac{\phi_{\rm t}^2}{2} \left[\left(\frac{Q'_{\rm IS(D)}}{n C'_{\rm ox} \phi_{\rm t}} \right)^2 - 2 \frac{Q'_{\rm IS(D)}}{n C'_{\rm ox} \phi_{\rm t}} \right], \quad (10b)$$

where μ is the electron mobility, W is the channel width and L is the channel length.

The expressions of Eqs. (10a)–(b) describe the drain current of a long-channel MOS transistor as the difference between two symmetric terms: the forward saturation current I_F , which depends only on V_S and V_G , and the reverse saturation current I_R , which depends only on V_D and V_G . In forward saturation, I_R vanishes and the drain current equals I_F . Hence, I_F can be measured from the circuit shown in Fig. 3. Analogously, I_D approaches I_R in reverse saturation.





Fig. 3. (a) Circuit configuration for measuring the commongate characteristics in saturation. (b) Common-gate characteristics in saturation of an NMOS transistor with $t_{ox} = 280$ Å and $W = L = 25 \ \mu m (V_G = 0.8, 1.2, 1.6, 2.0, 2.4, 3.0, 3.6, 4.2)$ and 4.8 V): (-----) simulated curves calculated from Eq. (12); (O) measured curves; (*) measured points corresponding to logarithmic derivative equal to $-2/3\phi_t$ and $V_S = V_P (i_f = 3)$.

From Eqs. (10a)–(b), we derive the relationship between the inversion charge density calculated at each channel end and its corresponding current component $(I_{\rm F} \text{ or } I_{\rm R})$

$$-\frac{Q'_{\rm IS(D)}}{nC'_{\rm ox}\phi_{\rm t}} = \sqrt{1+i_{f(r)}} - 1, \qquad (11a)$$

where $i_{f(r)}$ is the forward (reverse) normalized current [4] defined as

$$i_{\rm f(r)} = \frac{I_{\rm F(R)}}{I_{\rm S}} \tag{11b}$$

and $I_{\rm S}$ is the normalization current, given by

$$I_{\rm S} = \mu n C'_{\rm ox} \frac{W \phi_{\rm t}^2}{L 2} \tag{11c}$$

which is equal to the threshold current in saturation, I_t , defined in Ref. [2] (p. 311) and is four times smaller than the homonym presented in [4].

The substitution of Eq. (11a) into Eq. (6) leads to the following universal relationship between the forward (reverse) normalized current and the source (drain) normalized voltage

$$\frac{V_{\rm P} - V_{\rm S(D)}}{\phi_{\rm t}} = \sqrt{1 + i_{\rm f(r)}} - \sqrt{1 + i_{\rm P}} + \ln\left(\frac{\sqrt{1 + i_{\rm f(r)}} - 1}{\sqrt{1 + i_{\rm P}} - 1}\right),\tag{12}$$

where $i_{\rm P}$ is the value of $i_{\rm f(r)}$ for $V_{\rm S(D)} = V_{\rm P}$.

Expression of Eq. (12) is independent of technology, transistor dimensions and temperature. It is noticeable

from Eq. (12) that the forward and reverse saturation characteristics ($I_{\rm F}$ vs. $V_{\rm S}$ or $I_{\rm R}$ vs. $V_{\rm D}$) are exactly the same.

5. Parameter extraction and results

The parameters of the long-channel model can be extracted using the following procedure:

1. To determine the normalization current $I_{\rm S}(V_{\rm G})$, we measure the 'common-gate' characteristics in saturation ($V_{\rm D} = V_{\rm G}$) for several values of $V_{\rm G}$, as illustrated in Fig. 3. The logarithmic derivative of the forward current calculated from Eq. (12) is given by

$$\frac{\partial \ln I_{\rm F}}{\partial V_{\rm S}} = -\frac{2}{\phi_{\rm t}(1+\sqrt{1+i_{\rm f}})}.\tag{13}$$

- 2. This derivative corresponds to the slope of the curves in Fig. 3 and is a function of the forward normalized current. Therefore, a particular value of this derivative can be used to determine $I_{\rm S}$. For instance, we can measure the values $I_{\rm F0}$ of the forward current such that the logarithmic derivative is equal to $-2/3\phi_t(i_f=3)$. These values $(I_{\rm F0})$ are depicted by the asterisks Fig. 3. Therefore, we can readily calculate $I_{\rm S}=I_{\rm F0}/3$.
- 3. The pinch-off voltage $V_{\rm P}(V_{\rm G})$ is also extracted from the common-gate characteristics. Here we assume that the inversion charge density at pinch-off is $Q'_{\rm IP} = -nC'_{\rm ox}\phi_{\rm t}$, which implies that $i_{\rm P}=3$. On the other hand, we adopt for $V_{\rm P}$ and *n* the definitions



Fig. 4. Pinch-off voltage and slope factor vs. gate voltage for an NMOS transistor with $t_{ox} = 280$ Å and $W = L = 25 \ \mu\text{m}$: (\bigcirc) extracted values of V_P ; (\longrightarrow) values of V_P and *n* calculated from theoretical expressions in [4].

in [4]. According to Eq. (12), V_P is the value of V_S such that $I_F = I_S.i_P$. Adopting, $i_P = 3$, V_P is equal to V_S for the asterisks in Fig. 3. Fig. 4 exhibits the extracted and fitted values of the pinch-off voltage, as well as the calculated values of the slope factor. The extraction procedure proposed here is fully independent of the knowledge of transistor dimensions and technological parameters in opposition to the methodology presented in [2].

4. The dependence of the mobility on the electrical transversal field can be extracted from the variations of $I_{\rm S}$ and *n* with respect to $V_{\rm G}$.

The theoretical and measured 'common-gate characteristic' ($I_{\rm D}$ vs. $V_{\rm S}$ for constant $V_{\rm G}$) in saturation are shown in Fig. 3 for an NMOS transistor whose oxide thickness ($t_{\rm ox}$) is 280 Å and whose channel dimensions are $W = L = 25 \,\mu\text{m}$. The theoretical values have been obtained by using Eq. (12) and agree very well with the experimental results.

6. Conclusions

We have presented the physical approximation underlying the Unified Charge Control Model for MOS transistors. We have verified that the UCCM is fully consistent with the basic approximation of the model derived in [3]. Combining the model presented in [3] with the UCCM, we have derived a MOSFET model whose key variables are the forward and reverse normalized currents. Such a feature is extremely useful, since the bias current has a key role in circuit performance.

Acknowledgements

The authors would like to thank the financial support of CNPq and CAPES, research agencies of the Brazilian Ministries of Science and Technology and Education, and the 'Laboratoire de Physique des Composants à Semiconducteur', Grenoble, for supplying the test devices. The authors are deeply indebted to the anonymous reviewer whose comments certainly contributed to clarify the presentation of this paper.

References

- Park C-K, Lee C-Y, Lee K, Moon B-J, Byun YH, Shur M. IEEE Trans Electron Dev 1991;ED-38:399.
- [2] Lee K., Shur M., Fjeldly T.A., Ytterdal T. Semiconductor device modeling for VLSI. Englewoods Cliffs: Prentice Hall, 1993.
- [3] Cunha AIA, Schneider MC, Galup-Montoro C. Solid-St Electron 1995;38:1945.
- [4] Enz CC, Krummenacher F, Vittoz EA. Anal Integr Circuits Signal Proc 1995;8:83.
- [5] Tsividis Y. Operation and modeling of the MOS transistor. New York: McGraw-Hill, 1987.